Positive charge trapping phenomenon in n-channel thin-film transistors with amorphous alumina gate insulators.
I. INTRODUCTION
In the last 60 years, silicon metal-oxide-semiconductor (MOS) field-effect transistors (FETs) have been employed as the main workhorse of the electronics industry. Traditionally, gate insulator/semiconductor interface traps and bulk insulator charges in MOSFETs have mainly played a role while testing the device reliability under high-electric field stress. In this context, the subthreshold swing (SS) increase as well as the threshold voltage (V Th ) shift have been used as tools to investigate the charge trapping mechanisms.
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Charge trapping has been utilized for information storage in the field of floating gate memory technology 3 (i.e., flash 4 ). In such devices, the charge is stored on a floating metal layer by tunneling of channel carriers through a thin SiO 2 barrier at high electric fields. Ideally, all charge carriers are transferred back and forth between the semiconductor and the floating gate. However, defect generation and charge trapping in the thin SiO 2 tunnel layer have been observed, which caused reliability issues. 5 Thus, the physics of charge generation in SiO 2 has been intensively investigated. [6] [7] [8] In 2007, high-k dielectrics have entered the silicon electronics industry with the aim to reduce the power dissipation in MOSFETs. 9 In the meantime, they have gained popularity for high mobility semiconductors such as Ge and III-V, 10 oxide semiconductors, 11 and organic semiconductors. 12 Nevertheless, their larger ionic bonding character compared to SiO 2 results in an increased number of interface and intrinsic defects, especially oxygen vacancies (V O ), 13 which are highly susceptible to charge trapping.
14 Particularly in flexible electronics, defects in high-k dielectrics have to be carefully considered due to the low temperature process requirement of most substrates, 15 which can result in larger intrinsic defect concentrations.
In this work, we investigate the charge trapping effects in flexible InGaZnO 4 (IGZO 16 ) top-gate thin-film transistors (TFTs) based on thin Al 2 O 3 (alumina) gate insulator layers deposited by low temperature atomic-layer deposition (ALD). For 20 nm thick Al 2 O 3 , we observe a typical interface charge trapping behavior [17] [18] [19] [20] [21] with a clock-wise hysteresis of the drain current I D and a SS degradation. When the Al 2 O 3 thickness is scaled down to 5 nm, channel carriers can tunnel into the gate electrode leading to a positive charge generation inside the gate insulator and counter-clockwise hysteresis of I D . Moreover, the de-trapping of these charges reduces the SS below the conventional FET limit of 60 mV/dec at room temperature. 21, 22 Since the trapping/detrapping is reversible upon cycling, we assume that the intrinsic defect states in the low-temperature, amorphous Al 2 O 3 are responsible for the observed behavior. We find that charge trapping and de-trapping is increased for devices with Cu gate metals compared to Cr gate metals, which we attribute to the larger work function of the former.
II. EXPERIMENTAL DETAILS

A. Fabrication
The TFTs were fabricated on a flexible free-standing 50 lm thick polyimide foil. The device schematic and the process flow are depicted in Fig. 1(a) . The inset on the top right shows an optical micrograph of a TFT and the inset on the bottom right shows a photograph of a fully processed substrate. The fabrication process was performed as follows: First, the substrates were cleaned in acetone and 2-propanol by sonication in an ultrasonic bath for 5 min. Afterwards the substrate was annealed in an air oven at 200 C for 24 h. Before the definition of the active layers, a 50 nm thick SiN X passivation layer was deposited on both sides of the substrate by plasma-enhanced chemical vapor deposition at 150 C. ). The layer was structured thereafter by optical lithography and wet chemical etching to define the top gate contacts.
B. Electrical characterization
All electrical measurements were performed on a probe station at ambient conditions with a semiconductor device analyzer (Agilent technologies, B1500A). The TFT transfer characteristics were acquired in the linear transistor operation regime at a drain-source voltage V DS ¼ 100 mV. For the display and calculation of the SS, the moving average with a series of n ¼ 5 data points was applied. To reliably measure the gate bias stress (Section III B), the maximum gate-source electric field E GS for pre-bias stress transfer characteristics was set to 1 MV/cm. This resulted in an initial I D hysteresis below 100 mV. Each gate bias stress test was performed on virgin devices. The gate bias stress was applied for 10 s at a constant V DS of 100 mV.
III. RESULTS AND DISCUSSION
In the beginning of this section, the positive charge generation and subsequent de-trapping The transfer characteristic of Cu gate TFTs with 5 nm thick Al 2 O 3 gate insulators is displayed in Fig. 1(b) . The I D shows a counter-clockwise hysteresis which indicates the trapping of positive charges at positive gate-source voltages V GS . The tunneling of electrons through the Al 2 O 3 gate insulator at positive V GS is visible in the gate current I G . Similar positive charge generation close to the anode in the presence of electron tunneling has previously been reported in MOS structures. 7, 8 During the V GS back sweep, the positive charges are neutralized by electrons from the gate. The occurrence of a broad I G peak in the range of V GS ¼ 60.5 V indicates that the de-trapping happens through resonant tunneling. [23] [24] [25] [26] The charge generation mainly occurs when the semiconductor is in accumulation, whereas the detrapping happens simultaneously with the TFT switching transition. This effect is visualized by the SS with a minimum value of 153 mV/dec in the V GS forward sweep, which then reduces to a minimum value of 44 mV/dec in the V GS back sweep because of simultaneous de-trapping. Thus, the back sweep SS overcomes the fundamental limit of standard FETs at room temperature. 21, 22 Here, the SS acts as a measure for the de-trapping behavior. The SS decrease indicates an electron movement into the gate insulator during the V GS back sweep. This movement is opposite to the commonly reported SS increase from charge trapping where the electrons are trapped in the V GS forward sweep and released in the V GS back sweep. 18, 19 To identify the main contributors for the defect formation, the device morphology, alumina composition, and defect energy distribution are examined. The device stack is studied by scanning-electron microscopy (SEM) and the composition of the Al 2 O 3 gate insulator is analyzed by Rutherford backscattering spectrometry (RBS) and helium elastic recoil detection (He-ERD). The defect energy distribution and the Al 2 O 3 bandgap are analyzed by optical absorption measurements.
The device cross-section is displayed in Fig. 2(a) . The gate/source overlap and TFT channel area are indicated, and the layers exhibit a homogeneous coverage of the device topography. Fig. 2 been detected within the film, which agrees with the previous reports on Al 2 O 3 thin films deposited by the atomic-layer deposition at 150 C. 27 A large defect density inside the Al 2 O 3 thin-film can be deduced from the significant H-concentration. Fig. 2 (c) displays the optical absorption spectrum of a 100 nm thick Al 2 O 3 layer deposited on a quartz substrate. The substrate influence has been eliminated by measuring beforehand an uncoated quartz reference. The overall absorption magnitude is low which is expected for a wide-bandgap insulator material. The large peak at 0.45 eV is magnified in the inset, where the corresponding wavenumbers are displayed. The peak can be related to Al-OH stretching vibrations. 28 From the rise in absorption at !6.4 eV, we estimated the bandgap of Al 2 O 3 to be 6.4-6.5 eV assuming a direct transition. 29, 30 Additionally, two broad defect-related peaks at 5.5 eV and 1.9 eV can be discerned. Both could be related to electron capturing and electron release of negatively charged V O , respectively. These absorption energies agree with simulated transition levels of V O in amorphous alumina. 31 B. Characteristics of alumina gate insulators with thicknesses from 5 nm to 20 nm In the following, the influence of the alumina gate insulator thickness for TFTs with Cu gate electrodes is evaluated. For that, the tunneling currents (I G ) through Al 2 O 3 are compared, and the possible charge carrier transport mechanisms are discussed.
In recent literature, various tunneling mechanisms for Al 2 O 3 thin-films have been considered. Among those are, e.g., space-charge controlled field-emission, 32, 33 PooleFrenkel conduction 34, 35 and multi-phonon trap ionization. 36 First, the forward conduction mechanism (Fig. 3) is analyzed. In Fig. 3(a) , the forward tunneling currents for different Al 2 O 3 thicknesses are compared. The differences between the tunneling currents after normalization on the electric field lead to the conclusion that classic band-to-band tunneling like Fowler-Nordheim tunneling cannot be the dominant conduction process.
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The space-charge controlled field-emission model has been studied for different Al 2 O 3 thicknesses 32 and different ALD temperatures. 33 It has been found that the model significantly underestimates the current transport at low electric fields for layers <7 nm and thin-films deposited at an ALD temperature 150 C. Thus, we exclude the space-charge controlled field-emission from our considerations. Consequently, the enhanced tunneling currents at low E GS < 3 MV/cm indicate a trap-assisted tunneling mechanism through the Al 2 O 3 insulators with thicknesses 10 nm. [32] [33] [34] 38 The temperature dependence (from 25 to 46 C) of the forward tunneling current for 5 nm thick Al 2 O 3 is displayed in the Arrhenius plot in the inset of Fig. 3(a) . In Fig. 3(b) , the forward tunneling current is shown in a Poole-Frenkel plot. The mismatch for different Al 2 O 3 thicknesses clearly shows that Poole-Frenkel emission, although it accounts for temperature dependence, cannot be the governing mechanism in the E GS -range of interest. Consequently, the strong temperature dependence as well as the increased low-E GS current for thinner layers let us conclude that, although the other tunnel mechanisms may contribute, multi-phonon trap ionization 36, 39, 40 is the dominant current transport process in Al 2 O 3 layers with thicknesses 10 nm.
The band diagram for the studied material system is constructed based on Cu, 41 Al 2 O 3 , 36, 42 and IGZO 43 from literature (see Fig. 3(a) on the right) . The obtained band offset values are indicated in the sketch on the bottom-right. The displayed defect level (dashed line) shows the neutral-tonegative (0/À) V O transition. 31 The band diagram on the topright depicts the energy release of electrons upon entrance into the Cu gate metal 44, 45 and positive charge generation. Traditionally, the positive charge generation has been attributed to impact ionization. 7, 8 This effect is caused by tunnel electrons and previously an energy release of !2 eV has been found to be sufficient to release electrons from intrinsic trap states located inside the band gap of insulating materials. 46 Due to the broad defect energy distribution in amorphous alumina, 47 even smaller energies may excite bound electrons from deep defect levels and thus promote their release into the gate electrode. A second possible cause of the positive charge generation may be local heating 45 which then could allow for further multi-phonon ionization processes 48 to take place at the Cu/Al 2 O 3 interface. The tunneling current for Al 2 O 3 ¼ 20 nm is negligible up to 3 MV/cm, which indicates that the trap-assisted tunnel current is strongly suppressed when scaling up the insulator thickness. Due to the existence of trap states throughout the insulator, electron trapping is expected for traps, which are in tunnel distance to the IGZO semiconductor. For 20 nm thick Al 2 O 3 , these trapped electrons cannot be injected into the gate electrode due to their relatively large distance, and hence they are temporarily stored on defect levels in the gate insulator ( Fig. 3(a) , sketch on the bottom-right). This results in an effective negative charge density close to the semiconductor/insulator interface, which is typically observed in IGZO TFTs. 49, 50 Fig . 4 indicates the back sweep I G peaks, which occur for Al 2 O 3 thicknesses 10 nm. This observation leads to the conclusion that the forward tunneling current activates the charge trapping, and thus the positive charges are generated when scaling down the Al 2 O 3 thickness 10 nm. Instead, when the trap-assisted forward tunneling current is suppressed (Al 2 O 3 ¼ 20 nm), there is no negative I G peak visible. The peaks indicate resonant tunneling into the positively charged trap states [23] [24] [25] [26] (see sketch on the right of Fig. 4) . The temperature dependent measurements (see inset, top-right) show that at !42 C, a second defect level can be ionized. We identified dangling bonds of aluminum atoms as well as the positively charged V O as possible defect types responsible for the positive charge and resonant tunneling peaks. In Fig. 6(a) , the minimum SS for Cr and Cu gate metals is displayed. For both gate electrodes, the SS decreases with an increasing maximum gate-source voltage V GS, max which is related to a larger charge generation at higher E GS . However, the change is more significant for Cu gates. As shown previously, the forward I G is strongly related to the positive charge generation (see Sec. III B). Here, the integral of the negative back sweep I G over V GS is taken as a relative measure for the amount of de-trapped positive charge. In Fig. 6(b) , the forward tunneling current density and the normalized de-trapping integral for the Cr and Cu gate electrodes are compared. From both quantities, it can be deduced that the positive charge generation is strongly enhanced for Cu gate metals compared to Cr. The results can be related to the work functions of both materials. The Cu work function is $4.65 eV, and the Cr work function is $4.5 eV. 41 Hence, the energy released by tunnel electrons and the probability to charge a defect is higher for Cu compared to Cr. This effect is schematically depicted in Fig. 6(c) . Nevertheless, it has to be noted that an additional chemical interaction between the electrode material and Al 2 O 3 cannot be excluded.
D. Device stability
The device stability for TFTs with a 5 nm thick Al 2 O 3 gate insulator and Cu gate electrode has been investigated. In Fig. 7(a) , the I G for different V GS, max is shown. At V GS, max ¼ 62.5 V, the positive I G hysteresis is reversed compared to smaller V GS, max (see arrows at positive V GS ). A clockwise positive I G hysteresis indicates an overall capacitive device behavior whereas a counter-clockwise positive I G hysteresis followed by an I G crossing has been found in resistive switching applications where the defects form a conductive filament through the insulator. [52] [53] [54] Interestingly, the center of the trap charge distribution (negative peak of I G ) shifts to negative V GS when V GS, max is increased, which could be due to a greater depth of charges inside the gate insulator or a change in the dominant energy level of the charged trap states. In Fig. 7(b) , the convergence of the back sweep SS during 100 V GS sweeps is displayed. There are minor instabilities at V GS, max ¼ 62.5 V, however, the devices recover during cycling with the majority of minimum SS values around 27 mV/dec. The stability upon cycling gives another indication that the material is not degraded by defect generation and in contrast the defect charging is performed on previously described intrinsic defect states. 55, 56 
IV. CONCLUSIONS
We reported a tunneling activated charge trapping phenomenon which significantly alters the device behavior of our IGZO TFTs. The main difference from usual charge trapping observations is the polarity of the trap charge inside the gate insulator. Usually, channel carriers are trapped. However, in this case, the tunneling of channel carriers activates the charge trapping of the opposite sign. This mechanism leads to two main observations: (1) a change in the I D hysteresis direction and (2) a reduction of the SS of the I D back sweep even below the fundamental limit of 60 mV/dec. We find that the charge generation is mainly activated at a V GS above the transistor switching transition. Thus, the effect on the SS in forward sweep direction is small. In contrast, the de-trapping by resonant tunneling into localized defect states on deep energy levels significantly impacts the SS with a remarkable reduction down to minimum values of 19 mV/dec at room temperature. This leads to the conclusion that resonant tunneling may be a mechanism, which could be exploited in alternative device technologies targeting the reduction of operating voltage for low power consumption. On the other hand, the observed hysteresis characteristic could be investigated for low-power memory applications. That our device may be suitable for such application is supported by the fact that the charge trapping/de-trapping is stable upon cycling and does not cause a permanent breakdown from oxide degradation. Furthermore, the device fabrication process flow is compatible with the standard technology and requires less layers than flash technology where another floating gate has to be implemented within the gate stack.
